新疆维吾尔自治区在和田举行反恐维稳誓师大会
Appearance
百度 2008年,习近平在潍柴动力股份有限公司总装车间与工人交谈 今年是习总书记到潍柴视察的10周年。
A hardware verification language, or HVL, is a programming language used to verify the designs of electronic circuits written in a hardware description language. HVLs typically include features of a high-level programming language like C++ or Java as well as features for easy bit-level manipulation similar to those found in HDLs. Many HVLs will provide constrained random stimulus generation, and functional coverage constructs to assist with complex hardware verification.
SystemVerilog, OpenVera, e, and SystemC are the most commonly used HVLs. SystemVerilog attempts to combine HDL and HVL constructs into a single standard.
See also
[edit]- e[1]
- SystemC[2]
- SystemVerilog[3]
- Property Specification Language[4]
- Python with cocotb[5]
- Scala with ChiselTest[6]
References
[edit]- ^ Iman, Sasan; Joshi, Sunita (May 8, 2007). The e Hardware Verification Language (Information Technology: Transmission, Processing & Storage). Springer. ISBN 978-1402080234.
- ^ "systemc.org". systemc.org. Retrieved 2025-08-07.
- ^ IEEE (February 22, 2018). 1800-2017 - IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language. doi:10.1109/IEEESTD.2018.8299595. ISBN 978-1-5044-4509-2.
- ^ IEEE (2005). 1850-2005 –IEEE Standard for Property Specification Language (PSL). doi:10.1109/IEEESTD.2005.97780. ISBN 0-7381-4780-X.
- ^ "cocotb". cocotb. Retrieved 2025-08-07.
- ^ "chiseltest".